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INTRODUC TION 
-Sampled- data systems are dynamic s y stems in which one 
or more of the system variables can change only at discrete 
time instants . Such systems a r e a l so called discrete time 
systems and differ from ordinary cont i nuous s y stems in that 
the signals are in a sampled or pulse data f or m. Pulsed 
radar units multichannel time division data link systems , 
and espec~ally di ital computer control sys t ems are a few 
important examples of this type of system . 
In real ty a sampled- data system i s not h ing more than 
a continuous system with a sampling oper at i on being per-
formed on some of the continuous variables wi thi n the 
system . The output o any sampler is not cont inuous with 
respect to t me ut is in the form of a trai n of pulses 
occurring at discrete instants of t i me . These distinct time 
instants are periodic and short i n durat i on and they occur 
whenever the sampler closes . Thus , data on the output of 
the sampler is a train of amplit ude - modulated pulses of 
width equal to the sampler c l osure time occurring at the 
sampling instances . A fi l ter i ng sys t em generally follows 
the sampler . 
When sampled- data control systems are investigated the 
pr oble m of mo d e ling the sampling device arises . This 
l 
2 
modeling is generally accomplished by an ideal sampler 
followed by a smoothing or filtering circuit which is 
commonly referred to as a hold or clamp circuit . An ideal 
sampler is a device which produces an output train of 
impulse functions whose amplitudes are equal to the function 
being sampled at the sample instances. The hold circuit has 
the important function to reproduce approximately the form 
of the input signal of the sampler by an interpolation or 
extrapolation process of the pulse train. The hold circuit 
is also generally follo ed by the usual components of the 
control feedback loop shown in Figure 1 as Blocks H and G, 
comprisin amplifiers shaping networks, and the controlled 
member. 
Fixed requency sam ling is the more common sampling 
technique used in most sampled-data control systems . Multi -
rate sam lin is a different form of fixed frequency 
sampling. This form of sampling technique is used in a 
system that contains two or more samplers . One or more of 
the samplers operate at some multiple of the basic sampling 
rate . 
In recent years another sampling technique has been 
investigated [1, 2, 3, 4, and 5] and that technique is 
referred to as adaptive sampling . In adaptive sampling, the 
sampling rate of the sampling device is continuously var i ed , 
according to some control law, as the system operates . The 
3 
maintaining of the o v e r a ll s y s t em performance while reducing 
the total number of samp l es ov e r a g iven p eriod of time is 
the primary objective of adaptive s amp ling . As the total 
number of samples is reduced wi th a sati s fact ory performance 
of the system , the so - called " sampling e f ficiency' of the 
system is increased ~ Figure 2 is a gen eral representation 
of an adaptive control system when the i nput t o the control 
law is generally a function of either t he c ontinuous error , 
e(t) the derivative of the continuous error , e(t) , or the 
output of the system , c(t) . 
The purpose of this study is to demons trate how the 
analog computer can be utilized in a ma nner t hat would 
capitalize on its high speed dynamic capabili t ies in the 
study analysis and synthesis of all types o f s a mp led-data 
control s stems . In the techniques that a r e d evelop ed in 
this study all of the system variables are simulated in 
their natural forms . Th1s means that c ontinuous variables 
are valid at all points in time , wherea s the s y stem discrete 
variables are obtained as discrete values at each instant . 
Th s approach is certainly a plaus i ble t yp e of simulation 
since in actuality a sampled- data contro l s y stem is nothing 
more than a continuous system with samples . 
With this basic concept i n mind, it is easy to conclude 
that continuou s portions of a sampled-data system can be 
s imula t ed on standard a n a log ha rdware but some type(s) of 
Hold 
Circuit 
H(S) 
G(S) 
c(t) 
..,._._~ 
C(S) 
Fi ure 1 . Sampled- Data Control System Block Diagram 
Contra S stem Variable Input 
~-
4 
La [Generally a f{e(t) , ~(t), or c(t)}] 
Zero 
Order 
Hold 
Plant 
G(S) 
H ( S) = 1~------___J 
c(t) 
C(S) 
Figure 2 . Typical Adaptive Sampled- Data Control System 
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digital and/or switching devices must be used in conjunc t ion 
to accomplish the simulation of the sampler devices . 
On most analog computers, there exists an option tha t 
is in the form of "digital logic . ' This particular option , 
as explained by Electronic Associates [6] , has been gener-
ated for the primary purpose of augmenting the computing 
capabilities of the basic analog computer . The computer is 
therefore able to represent digital - controlled software 
quite adequately usin this logic option and thus make it 
suitable for imulatin the complete control system , both 
cont nuous and discrete. Any analog computer containing the 
previously mentioned digital logic' is generally referred 
to as an analo /hybrid computer . 
CHAPTER I 
BASIC ANALOG COMPUTER SIMULATION 
As described before a sampled - data system has some 
sampling operations being performed , which mean s t hat dis -
crete signals are involved in the simulation of such a 
system . Since di ital control logic now will be required to 
exerc se control o er these discrete signals , the particular 
lo ic complement of the analog/hybrid computer to be used 
ill e of intere t . 
Three di ferent dlgital logic programs were utilized in 
the sample -data s · mulation study primarily due to the fact 
that three ifferent analo /hybrid computers were employed 
in the complete investi ation . The three computers were the 
Electron c As ociates Incorporated (EAI) 580 , the EAI 680, 
and the Applied Dynamics (A/D) - 5 . The 680 is really a more 
soph sticated version of the 580 , while the A/D- 5 is similar 
to the 680 . 
The Repetit ve-Operation (Rep - Op) interval timer , ~ ic 
is an integral part of the logic complement of the EAI 680 
and the A/D-5 , but is not part of the EAI 580 logic comple -
ment is the principal reason for the differences in the 
generation techn que of the timing logic for the three 
6 
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computers . Another difference is that the two EAI comput ers 
use AND gates , while the A/D- 5 computer uses only OR gates . 
The ntegrators of the EAI 680 and A/D- 5 are of t he t hree 
electronic mode control (EMC) variety , while those contained 
in the EAI 580 are two EMC . 
It was stated that a sampled - data system was in reality 
a continuous system with some of the continuous var iables 
being subjected to a sampling operation . The symbolic 
representation for synchronous sampler with a fixed sample 
pe io of T is shown in Figure 3 . If e(t) and e* (t) are 
used to denote the input and output , respectively , of the 
sampler the output can be given by the following relation : 
here oT(t) enotes a train of unit impulses (delta 
func ions) · 
00 
oT(t) = Eo (t - nT) 
n= - oo 
where the term o(t - nT) indicates a train of unit impulses 
occurring at time t = nT . 
(1) 
(2) 
Subst tution of Equation (2) into Equation (1 ) produces 
a mathematical expression for 
00 
e * (t) = Ee (nT)c(t - nT) 
n=O 
(3) 
e(t) 
e ( t ) 
0 
e*( t ) 
T 
(a) 
(b) 
(c) 
----~o e*(t) 
Figure 3. Sampling Process 
8 
9 
where th t v u of a e absent by assuming that 
e(t) o t 0 at r alues of time . The output 
pulses th n cent uo rariable e(t) converted into 
a tra n o m u t• gs e nT) . 
From t a ave ·t eco es immediately 
apparent t at the mpul J (t -nT)~ nor their deriva -
tives are rea ly ulat o a a alog co ,puter . There -
ore~ i ·mulat·n an sa e - ata s ste , this problem 
mu t irst be ove come. 0 a a [7] s a es that an impulse to 
a dif er tia equat · o ca 
jump in the a ro riate · n · · a co ions . 
Consider the s ste o~ re i he hold circuit 
removed and the fee bac oc (S) equal to un1ty . The 
output c(t) and t e error s al ich as been sampled , 
e ' (t) are expressed ~ e di ere ial equation belo· : 
c(t)+c(t) = e.'( ) ( ) 
where e * (t) is he o u of a i eal sampler given by 
Equation (1) Us in he a i of being defined as t e 
d/dt operator Equatio ( an e re ritten as 
c(t) 1 = --c ( (5) 
Now i the ( "la le on the analog 
computer t io could be accom-
plishe to feed the 
impulse l 1 ain of one . 
10 
This integrator has its output tied bac k t o a sec ond gain 
one input and the output is also fed into another ga i n one 
integrator . The output would then jump by the amount o f the 
-
weightings e(nT) of the impulse function . Ther efor e , if the 
initial condition of the integrator that is normally driven 
by the impulse train is updated , it would be equival ent to 
driv ng an integrator with an impulse train . 
EAI 580 Logic Program 
A lo ic p o ram as generated on the EAI 580 to accom-
plish this updating operation . The PP button on both the 
logic panel and the analog panel are depressed to begin the 
operation . This places the logic panel in a patch panel 
mode a d the normal machine logic signals IC(A) and OP(A) 
are used to drive the lo ic mode controls of "clear" and 
'run res ectivel . There was no need for analog and 
d gital ynchronization since this particular EAI 580 has 
been mod fied so that the frequency divider circuits were 
controlled by these same modes . Counters 0 and 1 are used 
to control the length of the sample period (Ts) and also the 
update (Tu) per od. The sample period is defined by the 
following expression 
while the update period equation is thus 
11 
Figure 4(a) shows the timing variables and Figure 4(b) 
indicates how the variables were generated . The logic 
variable A1 places the simulation in a series of operate-
-
update periods . All of these appear within each machine 
operate period which is controlled by the variable A of the 
simulation . Time is considered "frozen" or being held 
constant durin these update periods . During this time span 
the output (IC) of the integrators that would have been 
driven by the impulse train are updated at each nT by the 
ei htings e(nT) . As shown in Figures 4(a) and (b) other 
logic varia les are generated and are utilized as the 
sampled- data system complexity increases . 
Impulse Simulation 
One of the more common examples of a simple sampled-
ata y tern is sho n in Figure 5 . This example will be used 
to explain the analog portion of simulating the important 
impulse funct1on. The system behav1or is described by the 
following differential equation . 
e *-v 
R 
= cdv 
dt ( 6) 
If the voltage (v) variation with respect to time is defined 
as v then 
1 v = -(e*-v) RC (7) 
pp 
A 
TS 
DAS 
TB 
TB--Analog Time Base 
PP--Analog Rep - Op Logic Signal 
(a) 
s .----------
Y~/--r-7--r-7-.....-7--..--/__,_7_/ 
~ 17 /'---1 -
A1 A1 
,------- -----,--
1 I CTR 0 
-[>--, 
I 
I 
I 
I 
I 
I 
1 
I 
I 
I 
I 
I 
I 
I -- DAS 
,------J 
I 
co1 ~ '---A 1 
-- '------~ 
I 
I __ 
CTR 1 
I 
,------ --· 
_1 
A 0----- --o Clear {>-- TS 
A o-- ___ --oRun (b) 
F1gure 4. EAI 580 Logic Program 
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13 
By also defining a new time scale variable (T) as thus 
1 
T = RC(t) (8) 
and substituting this new time scale variable into Equation 
(7) the following evolves 
~(T) = e*-v(T) ( 9) 
Therefore the system in Figure 5, which is described 
by Equation (9) a s mulated using the program in 
Fi ure 6. The roblem time base generator (Integrator ll) 
is used to make the system go through an operate/hold 
manner. This is nothing more than the equivalent of making 
the inte raters of the EAI 580 computer from a 2-mode EMC 
variety to a 3-mode variety . The logic variable DAS , which 
is the out ut of flip-flo 20 is provided to open the 
track/store and inte rator initial condition loop during the 
IC period of the simulation . The signal TS is utilized to 
alternately put the track/store unit in either a track or 
store mode of operation during the simulation . The unit is 
in a track mode of operation during the time either A1 or A 
is in a logic one state . During any other time, which is 
really the update period the unit is in a store mode. 
When the conventional unit step function occurs at 
T = 0 , the output is shown in Figure 7. This is the situa-
tion when the input e(t) is equal to a step function u(t). 
By applying the machine reference through a scaling 
14 
e *( t) c 
v (t) 
Figure 5 . Simple Sampled- Data System 
-R 1 
TS-- l 
J----+R 
T/S 
DAS 
- v(t) 10 ~--------~.-------~·v(t) 
Figure 6 . Simulation of System in Figure 5 
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potentiometer, the scaled variable of e~T) was generated . 
The steady value of the results turned out to be 0 . 7925 
which agrees with the results in Kuo's text [8] . 
EAI 680 Logic Program 
A logic microprogram was also implemented on the EAI 
16 
680 computer to generate the updating operation . The logic 
variable and the logic program are shown in Figures 8 and 9 . 
Like the 580 program , this program was started by depressing 
the PP analog button . Once this button is depressed the 
interval tlmer an lntegral part of the 680 logic complement , 
starts to proceed through an AT (IC), BT (OPERATE), and CT 
(HOLD) mode of operation . Simultaneously , counter zero 
(CTR 0) is preset (P E) by way of AND gate lC . Now, as the 
timer goes through the AT BT ' and CT states, differentiator 
zero (DIFF 0) ends a pulse by way of AND gate 2A to CTR 0 
every time BT (OPERATE) goes from a logic "1" to a logic 
" 0". At the same tlme a pulse is transmitted to the skip 
input of the interval timer to insure the CT (HOLD) state is 
skipped. The conditions described above continue to take 
place until CTR 0 has received No-1 input pulses from AND 
gate 2A . No is the value that is loaded into the counter by 
way of its thumbwheel . When this No-1 count is reached on 
CTR 0, the output of the counter (Co) goes to a logic one 
and this stops AND gate 2A from passing the next pulse from 
the different iator (DIFF 0) . Since the output of AND gate 
17 
pp // // 
DIFF 0 
Co 
CT ~----~----~----~----~----~--~ 
FF2A 
FF2A 
FF2B 
FF2B 
TS 
Figure 8 Log c Variables for Up-Date Period (EAI 680) 
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2A is a lo ic ze o and no sk p pulse is received by the 
timer, the CT state of the computer is not skipped . CT then 
recycles the complete operation and the next time DIFF 0 
puts out a pulse , CTR 0 is reset through the path of AND 
gates lB, lC and the preset input of the counter . Now , a 
complete new pulse count sequence is begun by CTR 0 and the 
procedure is repeated . 
A/D-5 Logic Program 
The A/D-5 lo c program for implementing the updating 
nrocess is similar to that of the EAI 680 program in the 
sense it is built around the interval timer and a counter. 
Figure 10 sho s the eneration of the logic valuables hile 
Figure 11 represents the var1ables themselves . This program 
is be un usin the operation of the RU button on the con-
trol panel . en the computer is put in the RUN mode, cloc 
pulses are automat · cally delivered to all logic elements and 
the logic program proceeds . In this mode of operation, t e 
interval timer counts the clock signals and cycles thro gh 
the AT BT and CT states staying in each one for the 
number of clock signals set by the interval timer thumb -
wheels on the control panel . The interval timer states A 
BT and CT are like the EAI 680 and represents the mode's 
initial condition operate and hold , respectively . 
Once the t mer tarts operation the counter , CTR 50, 
is cleared (C L) by way o the OR gate 28 and 27 path . As 
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Figure 11 . Lo gic Variable s for Up - Date Period (A/D- 5 ) 
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the timer starts to cycle through its AT , BT, and CT states , 
differentiator 22 (DIFF 22) sends a pulse to the enable (E) 
input of CTR 50 every time BT goes to a logic one . The 
first time BT goes to a logic one it also sets (S) flip - flop 
21 (FF-21) which will be used to create a hold buss . The 
complement of BT (BT), flip-flop 20 (FF- 20), and gate 20 are 
used to cause the timer to skip (SKP) the CT state . This 
skipping of the CT state will continue until FF- 20 gets a 
set signal from the output of the CTR 50 (CoVar) . CoVar 
does not go to a logic one until CTR 50 has received No - 1 
pulses at the enable (E) input from DIFF- 22. Here No is a 
number preset by thumb heels . When this does occur (CoVar = 
"1") FF- 20 is set by a pulse out of CTR-50 which is a logic 
"1' for a microsecond . Once FF- 20 is set, it will remain in 
this tate until it CL input is pulsed which occurs when 
BT sends a pulse to DIFF 22 . The skip input is deactivated 
from gate 20 once FF- 20 goes high . This action allows the 
appearance of the CT state . CTR- 50 is also cleared once 
CoVar goes high by way of gate 27 . Then after the timer 
goes back through an IC condition the count process will 
start once again . 
CHAPTER II 
E 0 D ORDER SYSTEM SIMULATI O 
0 tha t e i roblem of generating an im se 
func io ha ee overcome a standard second-order e 
s e as e lai ed in A pendix A, will be co e e a 
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Figures 4(a) and (b), no detailed explanation will be given 
here . If the sampler and hold circuit are removed in 
Figure 1 to make a continuous system , the simulation program 
is shown in Figure 12 . The impulse function simulation 
microprogram of Figure 6 is included, but is not mandatory. 
Here it is included from an ease of hardware implementation 
point of view . With a step function as the system input, 
the output response is the typical damped sine wave of a 
second- order system . This output response will be shown 
later in a comparison of different system outputs . 
The next version of the system was a sampled- data 
system but ith no hold circuit included . The analog simu-
lation of this system is shown in Figure 13 . Maximum sample 
period of t is stem and still remain stable as shown in 
Appendix C is 4. 32 seconds . Signals TS and DAS have the 
purpo e as descri ed in the section on impulse function 
simulation . Figure 14 shows the response of the system 
to a step function , r(t) = u(t) . Also shown in Figure 14 
are two of the other variables of the system , e~T), the 
output of AMP 34 and - C~T), the output from INT 30. A 
comparison of the continuous system output response and 
that of the sampled- data system with no hold is shown in 
Figure 15 . 
Now a zero - order hold is inserted in the forward path 
of the system . The analog simulation program of a sampled-
data system with a zero- order hold is shown in Figure 16. 
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Figure 15 . Comparison of Output Responses of 
Continuous System and No Hold System . 
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He r e t rack/store 09 represent s the zero-order hold device . 
Its purpose i s to sample ( track ) t he continuous error signal 
and then hold ( store ) i t unt i l the next sample period when 
it will sample a new value of the err or s i gnal . Track/store 
09 tracks the error signal when t he s i mulation is in operate 
and stores during the update period . 
This operation is shown in Figure 17 which shows the 
output of T/S 09 , zero - order hold output , and t h e output 
response c . 
and the er va 
Figure 18 . 
The error response for a s t ep f unction input 
ve of the output are represented in 
Fi ure 19 sho s the simulation program when t he hold 
circuit o Fi ure 1 has been increased to a first-order 
hold . It u t be noted that the two logic var iables of TSA 
an TSB mu t be generated in addition to those of 
F gure 4(a) . These i nals are used to perform the neces -
sary update operations to provide the fi rst - order hold 
output function and their generations are shown in 
Figure 20 . Equation (9) from Appendix B is shown below 
ek(t) = e(kT) +K[e(kT) - ;(k- l )TJ( t - kT ) 
which ndicates that the first - order ho l d out put function is 
really a function of the previou s v a lues of the error 
signal e , at the sample instan ce s . The parameter K, which 
i s r epresented b y potentiome t er 33 in the simulation , con-
trol s the order of the h o ld . I f it is one, the hold is of 
31 
Figure 17 . Zero- Order Hold Output and System Output 
Responses for Figure 16 . 
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Figure 18 . T o More Variables From the Simulation 
Shown in Figure 16 . 
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the first order and it could make the simulation into 
various factional order hold devices . Without an update 
period in this particular system with a first-order hold, it 
will be shown later that twice as much hardware would be 
required along ith two additional D/A switches . 
Some of the variables throughout the first -order hold 
simulation are represented in Figure 21, while Figure 22 
sho s a comparison of the outputs of a continuous , a sampled 
but no - hol a zero - order hold , and finally a first -order 
hold sy tern . 
If another control logic signal TSC is generated along 
ith TSA and TSB for the first - order hold simulation , the 
second-order hold can be programmed as shown in Figure 23. 
The lo ic control varia le TSC must appear after TSB but 
be ore the ne t ample period A in the timing diagram. 
The ro ram or t e eneration of the second-order hold 
can be obtaine in the following manner . Assume a form 
this is a truncated form of the Taylor series 
f(t) = f(to)+f ' (to)(t-to)+f"(to)(t - t 0 ) 2 + 
2 ! 
f(nt) A fn = a o 
. . . 
(10) 
(11) 
(12) 
(13) 
c(T) 
-\~ 2 
\ 
1 \ -----2 ~~~------~--- -/7-/-----'~~~~~-~~-~----
(T) 
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........ / 
-
36 
Figure 21 . System Variables for the Simulation Shown 
in Figure 19 . 
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(14) 
Multiply Equation (13) by 2 and then subtract Equation (14) 
to obtain 
2f - f - f = - 2T 2a 2 n-1 n n - 2 
a2 = 2T
1
z [ f +f - 2f .J n n - 2 n - 1 
Substitute Equation (16) into (13) 
a1 = 1 [l - 2 +1 f ] T 2 n n - 1 2 n- 2 
and finally 
(15) 
(16) 
(17) 
(18) 
Equation ( 18 ). i mo i ied to ut in programmable form and 
the re ult is 
f(t) = r +~[Jr _!.r +~f J [ t - nT] n T o n 2 n- 1 o n - 2 
+!i_[ lf _lf +lf ] l (t - nT) 2] 
T 4 n 2 n - 1 4 n - 2 l 2 (19) 
The above equation as programmed to obtain the s econd-order 
hold portion of Fi ure 23 . 
Figure 24 indicates some of the various var i ables 
throughout the simulation . The valuable e which is the n-1 
output of T/S 19 has the same shape as the variable en 
except it is delayed one sample period (T) i n time. The 
·'· c(T) 
. ··./ 2 
1 2 rT~------.-.-. ~--~~~----------------------
I 
I 
\ 
\ 
\ \ 
\j \I 
\~ ~ 
e ( T) 
n 
2 
40 
Figure 24 . Three System Variables of Simulation Shown 
in Figure 23 . 
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same relationship is tru e between e and e which is the 
n -1 n-2 
output of T/S 39 . A comparison of the output responses of 
some of the systems used in the study i s shown in Figure 25. 
Each output response is the result of a s tep f unction on the 
input to the system . 
EAI 680 Analog Programs 
Once the EAI 580 analog portion of t h e study had been 
accomplished the majority of the simulat i on techniques were 
proven . ince the t o computers have different types of 
integrators the integrator mode control wa s the next item 
to be investi ated . As previously stated , the integrators 
in the EAI 680 are of the three Electronic Mode Control 
(E C) var · ety . Th · s means that through the use of two log ic 
control varia les (IC and OPERATE) three dist i n c t states may 
be obtaine or each inte rator (IC , OPERATE , a nd HOLD). 
The control matri or each operation is shown below . 
Logic Control Mode Contro l 
Variables IC OP HOLD 
IC 1 0 0 
OPERATE 0 1 0 
The logic control variables that were u s e d to exercise con-
trol over these integrators are shown in Fi gure 8. 
. . 
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Figure 25 . Co 
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As in the EAI 580 program , a problem time base gener -
ator was requ red which would put t he pr oblem in sequences 
of OPERATE , HOLD , OPERATE , HOLD , etc . s tates as depicted in 
Figure 26 . Integrator 5 in Figure 26 a cc omplished this 
purpose by utilizing the newly created I C and OPERATE busses 
on the mode control inputs . Also , the EA I 680 version of 
the second- order continuous system is shown in Fi gure 26 . 
As can be seen , the impulse function microprogram is again 
inclu ed . 
T e sa pled- data s stem , but with no ho l d s imulation , 
is sho n in i ure 27 and it is the same as the EAI 580 
simulation except for the inte rator mode cont r ol variables . 
The same statement can be made about the system with a zero -
order hold in t e loop . Since this microprogram is 
basicall the same as that sho n 1n Figure 16 no micropro -
gram or s stem varia les ill be presented in this section . 
The output res onses o these configurations are t he same as 
those on the EAI 580 and are shown in Figure 22 . 
A/D- 5 Analog Program 
The analog pro rams on the A/D- 5 computer are almost 
identical to the ones on the EAI 680 . Here again , an 
ntegrator mode control variation is encoun ered . On t his 
computer the two mode controls a ailable for l ogi c control 
var i a bles are the OPERATE and HOLD bu e . The ntr l 
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matr x that explains the mod e c ontrol operation is as 
follows : 
Logic Control Mod e Control 
Variable IC OP HOLD 
OPERATE 0 1 1 or 0 
HOLD 0 0 1 
Fi ure 11 hich i in the section on the A/D - 5 logic program 
o the cont ol variables that were used to control the 
modes of the integrator in the different sec ond - order con-
figurations . The OPERATE mode control bu s s was controlled 
b the va ia le BT and the HOLD mode cont ro l buss was con-
trolle y the com lement of the variab l e out o f gate 21, 
(21) . 
The second- or er continuous system and t he second-order 
system it a sampler but no hold devi ce programs were the 
same as those of the EAI 680 with the e xception noted above . 
There was a difference in the sec on d - order s y stem with a 
zero - order hol device problem . He r e an integrator (INT 10) 
had to be used in place of a physical track/ store unit . It 
was programmed as in Fi ure 28 t o go t hrough an IC, HOLD , 
IC , HOLD mode of operation . The r esults were exactly like 
those obtain ed i n t he EAI 680 program . 
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CHAPTER III 
REAL TIME SIMULATION OF SAMPLED-DATA SYSTEMS 
All the simulation techni ques dev e lop ed thus far have 
been accomplished using the update period as previously 
described . The logic control var i ables t o generate this 
period of time here information is updated are not at all 
manda or . As a matter of fact , there are some good advan-
tage of the update technique such as hardware requirements 
are kept to a minimum , but there is a l so a distinct dis-
advantage . This big disadvantage is that the microprogram 
for updatin the information in a ho l d device simulation 
cannot e utilized ith any physical hardware. Suppose the 
plant were a simple Type I servo system , as described, but 
were not s mulated on the computer while t h e sampling and 
hold portion of the system is analog computer simulated. 
This analog computer and servo hardwar e interface could not 
be accomplished due to the fa c t t h e computer microprogram is 
using a "simulated time " base while t he servo hardware is 
using a "real t i me " base . Here , " r e al time" is defined as 
not having an update time frame while ''simulated timen means 
that one i s requ ired . 
48 
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The way to overcome this particular interface problem 
would be to make the computer program utilize a "real time " 
base . Some "real time" simulations will now be discussed so 
that such an interface could be accomplished . 
Figure 29 illustrates a program for a "real time" 
second-order system ith a sampler but no hold device . 
Integrator 2 has its output (IC) fed through the D/A-1 
switch during the B period to summing AMP 4. At the same 
time integrator 3 is in a hold mode. When the B period is 
over ·nte rator 2 oes into a hold mode while integrator 3 
goes into an IC state . In this simulation the closed loop 
that conslsts of amplifiers 5, 6, and 7 is used to provide 
the jum s requi ed to make the system respond as if it 
receive a train of impulse functions . This no hold case is 
one that is rel academic except under certain conditions . 
The rea time' simulation of a second-order system 
ith a zero-order hold device is shown in Figure 30 . The 
logic control variables are the same as those shown in 
Figure 29(b) for the no hold simulation . The two track/ 
store units (T/S-1 and T/S- 2) and the D/A switches are used 
to perform the function of the sampler and the hold circuit . 
The track/store elements alternately store e(nT) while the 
D/A switches gate the most recently stored value of e(nT) to 
produce the zero - order hold output , eh(T) . 
Finally , F gure 31 shows the simulation of a "real 
time" second-order system with a first - order hold device. 
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The four track/store, two summing amplifiers , two poten-
tiometers, two integrators, and three D/A switch element s 
are required to simulate the sampler and the hold circuit. 
The first pair of track/store elements alternately store 
e(nT) while the second pair controls e(n-l)T. The input t o 
the integrators is the sum of output of each pair of trac k/ 
store elements , ~ [e(nT) +e(n-l)T]. The D/A switches gate the 
output of the integrators to generate the output of the hold 
device eh1 (T) . The parameter K is termed the fraction-
order hal parameter and its value is one for the first -
order hold and of course other values may be chosen to 
produce fractional order hold devices . 
A can be seen by comparing the "real time" simulation 
to the s · mulated time" pro rams , especially Figures 31 and 
19, more hardware is required in the rreal time" simulation . 
hen t e update period is deleted exactly twice the hardware 
is required along with t o additional D/A switches to 
alternately gate the signal . A "real time' simulation of a 
second - order hold would then require six track/stores, two 
integrators , and minor additional hardware, along with two 
gating D/A switches . A substant ial savings in hardware is a 
result from using the " simulated time" base (update period ). 
Integrators as shown previously in Figure 28 , can be 
us ed as track/store units to perform zero - order hold 
characteristics . These can lead to distinct errors 
resulting from the tracking operation . The output s ignals' 
rate of change can introduce these errors for signals of 
relatively high frequen c y and large amplitude . 
The inherent er~or associated with any basic opera-
tional amplifier is generally due t o its bandwidth . 
However there is another limitat i on on an integrator and 
that is placed on the rate of change o f the integrator ' s 
feedback capacitor . This is usually muc h more restrictive 
54 
than the band idth limitation and is i mpos e d by the current 
limit o the am lifier output . According to Graeme , Tomey , 
an Huel man [9] the expression for th i s r ate is t he 
follo ing : 
e e IL . = output current limit 1m 
C = fee ack ca acitor 
T i e re on i based upon the fa c t , as in an 
(20) 
inverting amplifier the summing point of the amplifier is 
held at a virtual ground by the high gai n and the feedback 
network of the amplifier . Therefor e no input current can 
flow into the input terminal of the amplifier and is forced 
to flow into the feedback capac i tor . Since one end of the 
capacitor is connected to the virt ua l g round point, the 
output voltage of t he amplifier equals the capacitor 
charging voltage . The integrator circuit also has the l ow 
output impedanc e n orma l ly associated with a feedba c k 
a mpl i fier . 
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Figures 32 ( a ) and (b ) show the step responses of an 
integrator and a summing ampl i f i er , r e spectively. The 
velocity limit of the integrator due to the tracking errors 
is denoted by mr, and the specifi ed ve locity limit of the 
amplifier is m2 • 
IL . lffi 
c (21) 
here C = . 02 uf for gain 500 , and r1 . = 20 milliamperes liD 
1 . 0 volt/microsecond 
To determine a time per volt error , use the area of the 
triangle 
(1 )( 10-6 ) 6error(I T) = error = 2 1 (1)(10 3 )(. 5 ) = 
- 4 
e ror = 2 50xl0 
error = 0 . 025% 
(22) 
(23) 
(24) 
The specified value of m2 is 25 volts per microsecond. 
Therefore , the tracking error of the s umming amplifier to 
that of the integrator is 1/25 of what i t was or about 
0 . 001% . The calculations are based on data from the EAI-580 
speclfications . 
Even though this error appears to be very small it must 
be remembered that thi s i s one error that is accumulative. 
Thi s much error i s introduc ed for every unit used in this 
mo de of operat ion fo r every sample period. This error, it 
e . 1n 
e . 1n 
t 
(a) 
~--------------------------------~t 
(b) 
Figure 32 . Output Response for Step Input 
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must also be pointed ou t , is aggr a vated by the high speed 
computing characteristics of t he s y stem . There is a way t o 
reduce these errors . That method i s to use a simulation 
similar to that shown in F i gure 31. By using the dual D/A 
switches track/store , integrator c omplementary circuits , 
the most error that will be encountered will be that of the 
switch times which is in the order of one microsecond . 
CHAPTER IV 
ADAPTIVE AND MULTIRATE SAMPLING 
Adaptive sampling , as described earlier , is a technique 
where the sampling frequency is varied continuously, accord-
ing to a control law , as the system operates . Here, "real 
time" simulations ill be employed to develop some adaptive 
samplin techniques . The basic ingredient of any adaptive 
sampling system 1s the control law which varies the sampling 
frequency . The control law implemented was that of Bekey 
and Tomovic [4] . Their control law which evolved from the 
development of a 'local sensitivity function" is a function 
of the derivative of the output signal of the second order 
sampled- data control system . The law is 
with T = 1/B when c = 0 . 
max n 
Before the control law could be implemented a micro-
program was improvised that would actually vary the frequency 
of the sampling device . The voltage controlled oscillator 
microprogram that was used to perform this function is shown 
in Figure 33 . Logic timing diagram for the oscillator is 
also shown in the same figure . The signal Vf is the output 
of the control law . 
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To explain the operation of the voltage control oscil-
lator , assume A(IC) is a logic one and the signal vf is 
unity . This will make INT 1 be in an IC state, and its 
output will be positive due to its negative IC input 
voltage . Since COMP 0 has a positive voltage on its input, 
1ts output 11 be at a logic one . AND gate OH is low 
because its COMP 0 input is low . This will in turn keep the 
D/A s itch off . 
o as A oes lo and INT 1 goes into the OPERATE 
mode the integrator starts to integrate the pos itive input 
and produces a negative going output . When the output of 
the integrator goes far enough negat ive so that the sum of 
co p 0 ' · nput are less than zero , the output will go to 
lo ic zero . Thi ill turn the D/A switch on and make the 
input to the inte rator negative . Now , the integrator 
output will tart to ramp positive until the sum of the 
inputs on COMP 0 is greater than zero which will turn off 
the D/A switch and the process will repeat . 
ow that the sampling frequency controller has been 
developed , the second order system was programmed as shown 
in Figure 34 . This system simulat ion is different from the 
one described in Chapter III , Figure 31 . It has two 
multipliers, M32 and M35, in place of the two potentiometers 
that are used to control the order of the error hold 
circuit . Here , one potentiometer , POT 5, is used for this 
purpose . Then , a microprogram was added that would generate 
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the integral square error (ISE) figure of merit. Instead of 
using the error signal , in this particu lar a pp lication, the 
output , c , of the sampled-data control sys tem in Figure 34 
is the input to this ISE system . This figur e of merit will 
be used to compare the desired output , for a s t ep function 
on the input , to the actual simulation output . 
Figure 35 shows the microprogram of Bekey a nd Tomovic's 
adaptive sampling control law . Here the multip l i e r s M42 and 
M45 and the potentiometer POT 3 have the same purpose s as 
32, 35 and POT 5 in the error hold circuit . The 
parameters k and k ill be used to denote the order of the 
e c 
hold circuit in the error portion of system and the or der of 
the hol circuit in the control law , respectively . 
Be ore any adaptive sampling techniques were emp l oyed, 
the sy tern variables for a second - order system with a ze r o-
order hold ere recor ed for T = 1 second and T = Tmax · The 
variables for the system when T = 1 second are the same as 
those sho n prev1ously in Figures 17 and 18 . Figure 36 
shows the system variables when T was set to T max Si milar 
data were taken when a first-order hold was installed in the 
control loop . The system data for the case T = 1 second is 
shown in Figure 21 while the system variable for T = T is max 
shown in Figure 37 . In both cases , T was s elected by max 
adjusting POT 2 to a position just prior t o c a using the 
system to go unstable . An oscil l oscope di sp l ay of the 
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Figure 37. System Variables for Simulation in 
Figure 34 When Hold is First-Order and T = T . max 
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system output was used to determine when the system started 
to go unstable . 
Data was also taken to determine the optimum value of 
the parameter ke for T = 1 second . Here the ISE figure of 
merit was used as a guide in selecting this optimum value 
hich is defined as that value which produces a minimum 
value of ISE . The ISE versus ke data is shown in Figure 38, 
here the ISE curve is normalized about the ISE for a zero-
or er hold IE (0) . The optimum value of k was 1.263. 
e 
Potentiometer 5 as then set for k = 1.263 and system 
e 
parameter ere taken for a minimum ISE system . Figure 39 
sho s these system variables for the optimum k condition . 
e 
The a aptive sampling simulation schemes were imple-
mented for four different cases and system performances were 
gau ed b comparin the respective sampling efficiencies. 
As explained previously these four implementations employed 
the Bekey and Tomovic control law shown in Fi gure 35. The 
four conditions used were when the order of the error hold 
device was zero while the control law hold was varied from a 
zero to a irst - order hold . Next , the order of the error 
hold was a first - order while the control law hold was again 
varied from a zero to a first-order hold . 
Some precautions had to be taken into consideration 
before the data could be obtained . POT 7 CB1) had to be set 
low enough so that the following could be ensured : 
ISE 
( k ) 
e 
2 . 0 
1 . 5 
1 . 0 
0. 5 
ISE 
ISE izoH 
1 . 0 3 . 0 4.0 
Figure 38 . ISE as a Function of the Error Fractional 
Order Hold Parameter . 
1 . 0 
0 . 5 
0. 8 
0 4 
\ 
\ 
\I\ I \ I 
\ I 
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Figure 39 . 
ISEik 
e(opt) 
System Variables When k 
e 
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- e(opt) 
[K1I ni+B1Jic I <Ref 
n max 
and also low enough to satisfy 
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(26) 
(27) 
This precaution helped to insure AMP 8 would not become 
overloaded . The program was then scaled for a maximum 
sample period (T) of 5 seconds when lc I = 0. B1 was n 
selected to be 0 04 and POT 2 (B 2 ) was set at 1.0 and the 
dynamic operatin range as judged to be acceptable. 
Data as then taken for two distinct cases as both 
parame~ers <e and kc ere varied from a zero-order hold to a 
first - order hold Case one would be to adjust K1 and B1 to 
iel a minimum I E fi ure of merit while the number of 
sam les as ixed at 20 . The second case was to adjust K1 
an B1 to y el the minimum number of samples while keeping 
the I E value equal to the ISE value for a zero - order hold 
with a sample per od of 1 second . The performance data for 
these eight sets of conditions are shown in Table 1. In 
this table the value of all ISE numbers is normal with 
respect to the ISE value of a zero-order hold and a sample 
per1od (T) of one second . 
Figures 40 and 41 show the two cases when both of the 
hold circuits in the error portion of the system (ke) and 
also that of the control law (kc) are zero-order units. 
There are a number of other system variables shown in the 
c(-r) 
0. 4 
0 . 2 
(a) 
Sample Marker 
c (-r) 
no 
(b) 
(c) 
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Figure 40 . System Variables When ke = k = 0, N8 = 20 
and Minimum ISE . c 
0. 4 
0 . 2 
0 . 4 
0.2 
Figure 41 . 
Min mum N . 
s 
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C(T) 
(a) 
(b) Sample Marker 
( ) 
System Variables When k = 0, k = 0 and e c 
two figures . Fi gure 40( a ) s hows the system output, c, the 
continuous error , e , a nd the sampl ed error, eh. The (b) 
part of Figure 40 is the adapt i ve time ramp, or the sample 
marker . Finally , in Figure 40 (c), t he derivative of the 
output 6 , the output of the hold c i rcuit of the control 
la en and the output of AMP 8 , B+KI6nl are depicted. 
Figure 41(a) (b) , (c) , and (d) shows the same system 
variables or the second case . 
Or er o 
Hold 
TABLE 1 
PERFOR A CE DATA OF THE CONTROL LAW 
ITH VARIOUS ORDER HOLDS 
Case 1 Case 2 
72 
k k ormalized Kr Br N Kr B1 s e c ISE 
0 0 0 . 828 5 . 431 0 . 768 16 .5 5.055 0.573 
0 1 0 . 8325 4 . 845 0 . 755 15. 6 2.403 0.607 
1 0 0 . 935 0 . 654 0 . 74 3 15 .7 0.871 0. 717 
1 1 0 . 925 1 . 045 0 . 688 14 .3 1.451 0.624 
System variables for the two case s when ke = 0 and 
kc = 1 are shown in the next two figures, Figures 42 and 43. 
When the third condi t i on shown in Table 1 was pro-
grammed , it was discovered t hat adaptive sampling did not 
help to reduc e t he ISE va lue when the number of samples, Ns' 
was set for 20. It was then determined that the system must 
Adaptive Time Ramp 
0 . 4 
(T) 
0.4 
0 . 2 
F gure 42 . System Variables When ke = 
N = 20 and Min mum ISE . 
s 
0 ' k c = 1 , 
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0 
0 . 
0 
igu e 43 . 
Minimum N . 
ystem Variables When k = 0, k = 1 and 
e c 
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have adequate sampling so that the ISE criteria could not be 
improved . The normalized ISE for this number of samples was 
1 . 135 . To prove that adaptive sampling would i mprove the 
value of ISE , the number of samples was reduc ed to 16. This 
produced an ISE of 0 . 935 . The sample per iod (T) for the 
zero - order hold which is used for normaliz i ng was 1.25 
seconds . The other data was as shown in Table 1 with the 
system variables illustrated in Figures 44 and 45 . 
On pro ramming the fourth set of conditions , problems 
again ere encountered and the sample number was reduced to 
15 . This resulted in an ISE of 0 . 925 when again n ormalized 
about the ISE of a zero-order hold with a sample period of 
4/3 econ . i ures 46 and 47 show the system variables for 
the e con · t on . 
A micro ro ram as then generated to produce a true 
ir t-o er ol From Equation 9, Appendix B, it was 
determined that the second term of the defining e quation for 
a first-order hold needed a 1/T multiply i ng factor in it. 
This factor would be multiplied by a e (kT )-e ( k -l)T factor 
which was already present in the existing progra m. This 
factor also would be fed into the program v ia potentiometers 
3 and 5 so it would be multiplied by the outputs of AMPS 13, 
33 , 43, and 44 . The microprogram to generat e this 1 / T 
factor is shown in Figure 48 . The s c a ling for this program 
is shown in the f gure and was se l ected s o that there would 
be enough dynamic range i n tne progr am. POT 18 (T0 ) was 
Sample Marker 
Klc I+B n 
Figure 44 . System Variables When k 
N = 16 and Minimum ISE . e 
s 
= 1, k 
c 
= o, 
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Figure 45 . 
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s 
System Variables When k = 1, k = 0 and e c 
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0 . 4 
0 . 2 
Figure 46 . 
and Minimum ISE . 
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Adapt1ve Time Ramp 
Klc I+B 
_ }_ n _ _ ----- - - - - -
System Variables When k = k = 1, N = 15 e c s 
Adaptive Time Ramp 
Klc I+B n 
Figure 47 . System Variables \N"hen ke = 1 = kc 
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and Minimum N s 
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ad usted so that when the D/A switch was closed (IC), the 
sampling rate was at its maximum . Finally, T . was equal 
mln 
81 
to 0 . 2 second and the ke and kc potentiometers were set for 
0 . 5, and integrators 11 , 31 , 41 , and 61 were set for a gain 
of 10 . 
A check was made with this true first-order hold pro-
ram of some of the conditions in Table 1. In the k = 1 
e 
and k = 0 case there was no improvement as well as in the c 
ke = 1 and kc = 1 situation . For the k = 0 and k = 1 
e c 
· tuation the data 1s shown in Table 2 . 
ormalized 
ISE 
0 . 8375 
TABLE 2 
PERFOR A CE DATA OF THE CONTROL LAW WITH 
A TRUE FIRST-ORDER HOLD 
Case I Case II 
K1 B2 N K1 s 
6 .169 0.719 15.5 1.878 
B1 
0.641 
By comparing this data to the second line in Table l it 
can be seen that there was little difference , especially in 
ISE and N . Since there was a 22% change in K1 and a 4 to 
s 
5% chan e n B1 it was decided to try to determine their 
sensit vity . This was accomplished by measuring ISE versus 
B1 for various values of K1 • The hold of the control law 
was held at a first-order while that of the error portion of 
82 
the system was varied from a zero to first-order. To 
accomplish this an amplifier had to be placed between the B1 
potentiometer and AM~ 8, in Figure 35, and the negative 
reference input to the potentiometer had to be changed to 
positive reference voltage . These plots of this sensitivity 
study are sho n in Figure 49(a) and (b). 
Since a 1/T factor had been generated in Figure 48, a 
micropro ram as added to produce an output which produced 
the total number of samples, N . This microprogram consists 
s 
of A P 78, 9, 71 76, COMP 10, and AND gate lD shown in 
Fi ure 48. Ampllfier 9 integrated the 1/T factor with 
re pect to time and stored it in the IC input of integrator 
71 until the un t ent into an IC mode and then it was 
i v rted A P 76 The system was scaled so that Ns(max) 
a set for 50 . Fi ures 50 through 54 show performance data 
for normal zed ISE versus for various values of K1. s The 
orders of the to hold circuits were varied as well as B1for 
this data . As the value of K1 increased , the ISE value 
began to reduce when both of the hold circuits were zero -
or er holds . For the conditions of k = 1 and k = O, no e c 
value of K1 would produce a value of ISE greater than the 
ISE or a zero-order hold , as can be seen in Figure 54. 
This investigation led to another control law which was 
similar to Bekey and Tomovic 's law except it was a function 
of the system error . That law was given by the following 
expression : 
ISE 83 
0 
= 0 . 5 
= 1.0 
o~-------T--------~--------+--------+--------4-~B 
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Figure 49. ISE Versus B 
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Figure 52. Normalized ISE Versus Number of Samples for 
k = 0, k = 1 . 
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Figure 53 . ISE Versus N for k = k = 0 s e c 
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Figure 54 . Normal i zed ISE Versus Number of Samples for 
k = 1 , k = 0 . 
e c 
where 
1 
T = K1l e I+B 
n 
e = e - e 
n n n -1 
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(28) 
(29) 
In the implementation of thi s law, the error function 
as the input to A P 24 in Figure 35, rather than the 
derivat ve of the output . Figure 55 s hows a normalized ISE 
versus number of samples , 
s ' 
set of curves. Some of the 
sy tern variables are shown in Figures 56 and 57 when K1 was 
0 an 10 respectively . In this control law as K1 increased 
the ISE reduced for the same number of samples. 
This control la then led to the development of another 
ne control la that as defined by the fo llowing 
ex ress · on : 
1 (30) 
here len! was created by taking the output of AMP 58, en, 
and going into a negative absolute value circuit and then 
into AMP 8 through a potentiometer to control the value of 
ISE versus data is shown in Figure 58 while 
s 
Figures 59 and 60 show some of t he system variables when K 1 
and K2 were 10 and B1 was set f or unity. It can be pointed 
out that this control law offered definite improvement when 
both K1 and K2 were equa l to 10, and the number of samples 
ISE(N8 ) 
ISE(N8 = 
0 . 2 
0 . 1 
0 . 2 
20) 
0.4 
N /50 
s 
0 . 6 
Kl = 0 
K1 = 1 
K1 = 2 
Kt = 5 
K 
K1 = 100 
0.8 1.0 
F gure 55 . ISE Versus N for Control Law in Equation 28 
s 
90 
e(T) 
e = e - e 
n n n - 1 
F gure 56 . Equation 28 Control Law System Variable 
When K1 = 0. 
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Figure 57 . Equation 28 Control Law System Variables 
When K1 = 10. 
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Figure 58 . ISE Versus Ns for Control Law in Equation 30 
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~----------------------------------------------~T 
Figure 59 . Equation 30 Control Law Sys tem Variables 
When K1 = K2 = 10 . 
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Figure 60 . More Equation 30 Control Law System 
Variables When K1 = K2 = 10 . 
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T 
was around 10 to 12 which meant the sample period was 
approximately 1.6 to 2 . 0 seconds . 
96 
In the preceding sections the sampled-data systems were 
of the fixed frequency variety or in the case of adaptive 
sampling both samplers operated at the same rate. However, 
en a system contains two or more samplers, the sampling 
scheme is something other than all the samplers operating at 
the same rate . hen a system has two or more samplers that 
operate at different rates , the system is called a multirate 
sampled-data system . All of the samplers operate at some 
multi le of the basic sampling rate . For instance, if the 
basic rate is taken as unity , some of the samplers could be 
operat1n at a rate hich is two or even three times the 
as c sam lin rate . 
F " ure 61 sho s a typical open- loop block diagram of a 
ystem ith an input sampler as well as an output sampler. 
This is a multirate sampling scheme due to the fact one of 
the samplers is operating at a rate which is N times faster 
than that of the other sampler . The samplers in this kind 
of operation are normally synchronized . In order to 
simplify the mathematics of analysis , it is also necessary 
to assume that N is an integer and the sample period of each 
sampler is measured by a common base line. 
If the voltage control oscillator microprogram shown in 
F1gure 33 is used as the generator of the basic sampling 
rate an addition can be made which will result in a 
' 
e(t)~*(t) 
T 
G(S) 
T/N 
Figu e 61 . Open- Loop Block Diagram of a Multirate 
Sampling y tern . 
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mult rate sampling scheme . Thi s multirate sampling addition 
is shown in Figure 62 . The ( a ) part o f the figure is the 
timing diagram , while the ( b) part is the microprogram of 
the addition . COMP 1 detects when TB2 goes through zero . 
When TB2 is positive , the output of COMP 1 will be a logic 
one , and when it is negative , COMP 1 wi l l go to a logic 
zero . The variable CM 1 can be def i ned by the following 
lo ic expression : 
C 1 = A+(K · AT2) + (KM · AT2) (31) 
hile the variable C 2 is defined by t he follo wing : 
C 2 = A+(KM · AT2)+(KM · AT2) (32) 
Thl ystem no has a signal , CM 1, which is twice the 
frequency of AT1 . The same is true a bout CM 2's relation-
shi ith res ect to AT2 . Now if the sys tem used in the 
adaptive sam lin portion of this chapt e r were to use these 
four logic signals as control , i t wo uld be a multirate 
system . This could be accompl i shed b y allowing the error 
sampler to operate at the AT l and t he AT2 frequency rate 
while the control law samp l er wa s operating at the CM 1 and 
CM 2 rate . 
TB2 
KM 
c 1 
c 2 
A---
TB2 -""""""' KM t"- - 0 
I v :-- D 
J I 
I I 
-- -,-. J 
(a) 
[>-- - - - - CMl 
-{>i 
I 
I 
I 
I 
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{>---CM2 
,------
1 
A --- ------ _I 
(b) 
Figure 62 . Multirate Sampling Addition to Figure 33 
CHAPTER V 
CONCLUSION AND RECOMMENDATIONS 
This investigation has developed techniques which show 
some of the versatility and effectiveness of an analog/ 
hybrid computer in the handling of various sampled-data 
control systems . Any skilled analog/hybrid analyst could 
simulate salient non- ideal characteristics of sampling 
devices . In fact actual sampling devices could be incor-
porated directly into critical simulations. 
There are some good advantages to using the simulated 
time or update eriod technique that was developed. The 
main advantage was that computer hardware requirements are 
kept to a minimum but there is also a distinct disadvantage. 
This disadvantage is that the microprogram for updating the 
information in a hold device cannot be used with physical 
hardware . Due to the fact there are two different time 
bases , the result is a hardware and computer interface 
problem . 
A parameter optimization program was conducted on Bekey 
and Tomovic's adaptive control law [4]. This control law 
was implemented with a second-order Type I control system . 
It was determined that the overall system was insensitive to 
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the K parameter of the control law but fairly sensitive to 
the constant , B. This sensitivity was determined using the 
integral squared error (ISE) as a figure of merit for the 
system . 
Two new adaptive control laws were proposed and inves-
tigated . Although both of the laws are basically similar to 
Bekey and Tomovic ' s law , they are functions of different 
system variables . The first law is a function of the dif-
ference of t o successive samples of the error signal--a 
measure of the rate of change of the error signal. The 
second control la is also a function of this difference of 
successive samples and also the output of the hold device of 
the error portion of the system . No improvement could be 
etermined from the first law while the second control law 
· n · cated efinite improvement when the constants K1 and K2 
were equal to 10 and the sample period is approximately 
1 . 6 to 2 . 0 seconds . 
This investigation prompts several recommendations for 
further study . The first would be to study all of the 
published adaptive control laws using the simulation tech-
niques developed here and also to utilize first-order holds 
instead of the conventional zero-order hold devices . The 
next suggestion would be to extend this method to a higher 
order system not only for adaptive sampling but also for the 
fixed frequency sampling portion . Another recommendation 
would be to implement the Bekey and Tomovic adaptive control 
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law and operate the system in a multirate sampling fashion 
using the multirate sampling technique proposed in this 
study . In this multirate sampling scheme the error sampler 
would operate at one rate and the control law would operate 
at a second rate and a parameter optimization program could 
be undertaken . This approach could also apply to the two 
control laws that were proposed . Finally it is recommended 
that attempts be made to modify the data reconstruction 
techniques proposed by Bullock and Durling [10] so they can 
be utilize in the simulation of sampled- data systems. 
APPENDIXES 
APPENDIX A 
ANALOG COMPUTER MODEL 
A unity- feedback , error-sampled system was chosen as 
the model for this particular study. The open-loop transfer 
funct · on of the model is: 
G( ) K = (S+a) (1) 
here K = w n 
2 
= 1 and (1A) 
a = 2ow n = 1 . 0 
(1B) 
The closed-loop transfer function for such a system is 
efine as thu : 
C ( S) = 
R(S) 
G(S) 
l+G(S) 
Substitute equations (1), (lA) and (lB) into equation (2) 
C (S) = 
R(S) 
K 
S 2 +aS+K = 
w 2 
n 
S 2 +2ow S+w 2 
n n 
(2) 
( 3) 
The dif erential equation put in the time domain notation, 
with zero initial conditions, is the familiar equation : 
c(t)+2ow (t)+w 2 c(t) = w 2 r(t) 
n n n 
( 4) 
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The damp ng ratio (o) was chosen to have a value of 
0 . 5 . This particular value provided a good compromise in 
the overall system response . The natural frequency (w ) 
n 
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then was selected to be 1 radian per second so that the X-Y 
plotter display could be made easily . In the time scaling 
of the system model, simplicity was another primary reason 
for this choice . It also becomes readily apparent if one 
thinks of time scaling a model having any other natural 
requency w by letting T , the computer time, equal w t . n n 
T en, 
c(t) = w 6 (-r), and 
n n 
c(t) = w 2 c(-r) 
n 
and then e uation (4) becomes 
w 2 c(-r)+2ow 2 c(T)+w 2 c(T) = w 2 r(T). 
n n n n 
The w 2 cancel out, leaving 
n 
C(T) +2oc(T) +c(T) = r(-r) , 
( 5) 
( 6) 
( 7) 
( 8) 
which turns out to be the computer model with a natural fre-
quency of 1 radian/second . Therefore, any "real time" time 
period may be found by taking the model time period and 
divid ng it by the natural frequency of the system. 
APPENDIX B 
DATA RECONSTRUCTION 
In most feedback control systems employing sampled-
data , a data- reconstruction device must be used to smooth 
the digital signal before it is applied to the continuous -
data components . The output of this data-reconstruction 
device lS cons dered to be a funct1on of the continuous time 
var1able , t A compromise between stability requirements 
and the desire of a close approximat ion of the continuous 
signal i 1 usually result in the construction of such a 
r·lterin device . 
Since the continuous signal is to be constructed based 
on lnformation availa le only at past sampling instants , the 
reconstruction process will be an extrapolation process . 
Ragazzini and Zadeh [11] generated a method of obtaining 
this desired approximation based on the power series 
expansion of e(t) between the sampling instants kT and 
(k+l)T. 
where ek (t) = e (t) for kT < t<(k+l)T ( 2 ) 
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e( 1 )(kT) ~ de(t) (3) dt t = kT 
2 
e ( 2 ) ( kT) !J d e(t) ( 4) dt 2 t = kT 
For a polynominal of kth order, at least (k+l) prior 
samples are required for perfect signal reproduction . When 
an lnsufficient number of samples is used , an error results 
but this error is usually less than the error that results 
hen no extrapolation is used . 
Data reconstruction devices which are commonly called 
hold evices, can no be classified by the number or order 
of the terms in equation (1) which are included in the 
extrapolation process . If only the first term is used, it 
i called a zero- order hold since the polynominal used is 
o the zeroth order . A system using the first two terms has 
a i t-order hold because the polynominal will be of the 
first - order and finally a system with (k+l) terms has a 
kth-order hold . 
Since a hold is a block within the closed-loop path of 
most control systems, a transfer function is required so 
that its effects in a dynamical system can be evaluated. 
The transfer function of a linear system is the Laplace 
transform of the impulse response of the system . With the 
hold transfer function and also the transfer function of the 
plant , the overall system response can then be determined . 
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Zero-Order Hold 
As previously stated when only the first term of the 
power series is used , the reconstruction device is called a 
zero - order hold . Its equat ion would be simply: 
ek(t) = e(kT) (5) 
hich defines the impulse response as shown in Figure 63 . 
Fi ure 64 shows that the impulse response of the zero -
order hold can be broken into two unit step functions . The 
response then can be given by 
gh(t) = u(t) - u(t - T) ( 6) 
here u(t) is the unit step funct ion. The Laplace transform 
of equation (6) is then : 
ho( ) 1 1 - T (7) = - - -:::-e s 
1- e - Ts Gho(S) = ( 8) s 
First - Order Hold 
ow if the first two terms are used to evaluate the 
time function (t) , a first - order hold is created . Its 
defining equation would be 
ek (t) = e (kT)+ e (kT)-;(k-l)T(t-kT) (9) 
Its response to a unit impulse is shown in Figure 65 . The 
transfer function is derived directly from the impulse 
response and is 
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/~ 
+1 
0 > t 
T 
Figure 63 . Impulse Response of a Zero - Or der Hold 
/~ 
+1 .--------------------------
T 
0 >t 
- 1 
Figure 64 . Decomposit ion of the Impulse Response of a 
Zero- Order Hold . 
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(10) 
Second- Order Hold 
A second- order hold equation evolves if the first three 
terms of equation (1) are used . The resulting equation 
ould be the following : 
ek(t) = e(kT) + [e(kT) -e(k-l)T](t -kT) +2~ 2 
{e(kT) - 2e[(k-l)T] +e[(k- 2)T]}(t - kT) 2 (11) 
By applyin the conditions for a unit -impulse input, e(O) = 
1 e( - T) = 0 and e( - 2T) = 0 the responses for time periods 
0 < t<T T < t<2T and 2T < t<T respectively are: 
2~z(t-2T) 2 
The impulse response for all other sample periods is zero. 
Therefore the impulse response is shown in Figure 66 and it 
can be shown that its transfer function is the following 
expression · 
- l+TS+T2S2 (l-e - TS )3+4 -TS(l- e -TS )2 
Gh2 ( S) - T 2 S r S 
- 2TS 1-e ( -TS) +5e ~-8-- (12) 
2 
1 
2T 3T 
0 t 
T 
- 1 
Figure 65 . Impulse Response of a First-Order Hold 
3 
2 
1 
0 
- 1 
- 2 
2T 
t 
3T 4T 
Figure 66 . Impulse Response of a Second-Order Hold 
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APPENDIX C 
STABILITY ANALYSIS 
In the performance of any control system, the most 
1mportant requirement is its stability. A system is said to 
be stable if it has a fin it e output response to any bounded 
input . This definition holds whether the system contains 
continuous - ata discrete(sampled) -data or a combination of 
the t o kinds of signals . 
In a closed loop sampled-data system, stability is a 
function of t o factors --the open loop gain (K) and the 
sampled per od (T). If the closed loop system 's poles lie 
1nsi e the unit circle in the z- plane , as shown in Figure 
67 a ampled - data system is defined by Kuo [12] as being 
stable . Due to this definition one of the well-known 
stability analysis techniques for continuous -data system, 
Routh- Hurwitz criterion , cannot be applied directly to the 
characteristic equation . However once a bilinear transfer-
mat on is performed on the characteristic equation, as shown 
in the example below, the interior of the unit circle in the 
z- plane can be mapped onto the left half of a complex 
var able plane. Then the Routh- Hurwitz stability criterion 
can be applied directly to the equation in the new variable. 
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From Figure 68 the following equat ions can be derived 
C(S) = G(S)E* (S) 
E(S) = R(S) - C(S) 
E(S) = R(S) - G(S)E* (S) 
Taking the pulse transform of (3) yields 
E·(s) = R*(S) - G*(S)E*(S) 
R*(S) 
E . ( S ) = 1 +G · ( S) 
C( S) = 
(1) 
(2) 
( 3) 
( 4) 
(5) 
(6) 
P lse tran orm of c(t) or the Laplace transform of c* (t ) is 
obtained by ta ing the pulse transform of equation (6) . 
c ( ) = ; (S)R*(S) l+G*(S) 
The z- transform of c(t) 
variables 1 of S = -ln z . T 
C(Z) = G(Z)R(Z) l+G(Z) 
then 
C(Z) 
= 
G(Z) 
R(Z) l+G(Z) 
where 
G(Z) = z [sc:+a) ] = 
( 7) 
is obtained by simply changi ng 
( 8) 
( 9) 
K[ (1-e-aT)Z ] 
a ( Z- 1 )( z- e - a 'l') (10) 
- 1 
114 
I m 
Im 
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Re Re 
- 1 
Figure 67 . Corresponding Regions in Z and S Planes 
R(S) 
r(t) 
E*( S ) Plant 
G(S) 
K 
S(S+a) 
\/' c*(S) 
~---' ~-~(t) 
I 
t C(S) 
c(t) 
Figure 68 . Se cond-Order Sampled-Data System With No Hold 
115 
Substitute equation (10) into equation (9) and the closed 
loop transfer function is then 
C(Z) 
R(Z) 
Equation (11) has a characteristic equation of the form 
(11) 
Z2 +pZ +q = o (12) 
After ap lying the - transform [12], 
z = 1+ (13) 
1-
The characteristic equation becomes 
2 (1-p+q)+ (2 - 2q) + (1+p +q) = 0 (14) 
The Routh criterion requirement for stability is given in 
D Azzo ' text [13] as 
(1- p +q) > 0 (15) 
(1- q) > 0 (16) 
(l+p+q) > 0 (17) 
Using the values from equat ion (11) for p and q yields 
(18) 
- aT 1 - e > 0 (19) 
116 
(20) 
Figure 69 shows the results of the above requirements 
as a sample period (T) v-ersus gain (K) plot for a second 
order sampled- data control system with a plant as shown in 
Figure 68 . For the model employed in the study, with a 
damping ratio (o) equal to 0 . 5 and w equal to one 
n 
K = w 2 = 1 
n 
a= 2ow = 1 . 0 
n 
T as determined to be 4 . 32 seconds . max 
All o the above analysis is based on a sampled-data 
y tern ith no hold device in the closed loop configuration . 
If a hold evice as used in the system , the open loop 
e uat on oul change to the following 
C(S) = Gh(S)G(S)E*(S) (21) 
and all other equations would change accordingly until the 
final closed loop equation results into a function of GGh(Z). 
Using the above procedure as outlined, the stability 
region for the same system when a zero-order hold was used 
was determined and is shown in Fi gure 70 . Both the zero -
order hold and the no hold stability regions were verified 
on the EAI 580 experimentally and the accuracy was within 
5 per cent of each other . 
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Figure 69 . Stability Region for Second Order System 
With No Hold . 
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Figure 70 . Stability Region for Second Order System 
With Zero-Order Hold . 
118 
119 
One important factor must be kept in mind and that is 
as the order of the hold device increases so does the order 
of the characteristic equation . As can be seen in Appendix 
B from the transfer function of a second order hold device, 
the complexity of the stability requirements will also 
increase drastically . 
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